

Docket No. 10031053-1
**PHASE DETECTOR SYSTEM WITH ASYNCHRONOUS
 OUTPUT OVERRIDE**

Alvin Leng Sun Loke et al.

1/6




Fig. 1




Fig. 2




Fig. 3A

300

TRUTH TABLE





REFCLK 264	DIVCLK 270	ZCTRL 294	UPCTRL 290	DNCTRL 292	UP 282	DOWN 286	
		0	0	0	NORMAL OPERATION		←310
DON'T CARE	DON'T CARE	1	DON'T CARE	DON'T CARE	0	0	←302
DON'T CARE	DON'T CARE	0	1	0	1	0	←304
DON'T CARE	DON'T CARE	0	0	1	0	1	←306
DON'T CARE	DON'T CARE	0	1	1	1	1	←308

Fig. 3B






Fig. 4C